Design consideration in low dropout voltage regulator for batteryless power management unit
نویسندگان
چکیده
منابع مشابه
Ultra Low Power Capless Low-Dropout Voltage Regulator
Modern power management System-on-a-Chip (SoC) design demands for fully integrated solutions in order to decrease certain costly features such as the total chip area and the power consumption while maintaining or increasing the fast transient response to signal variations. Low-Dropout (LDO) voltage regulators, as power management devices, must comply with these recent technological and industri...
متن کاملDesign of a capacitor-less low-dropout voltage regulator
A solution to the stability of capacitor-less low-dropout regulators with a 4pF Miller capacitor in Multi-level current amplifier is proposed. With the Miller compensation, a more than 50°phase margin is guaranteed in full load. An extra fast transient circuit is adopted to reduce stable time and peak voltage. When the load changes from light to heavy, the peak voltage is 40mV and chip quiescen...
متن کاملCapacitor-less Low Dropout Voltage Regulator
The study of power management techniques has increased drastically within the last few years corresponding to the vast increase in the use of portable, handheld battery applications. These power management systems typically contain several LDO voltage regulators that require large external capacitors. The large external capacitors can not be fully integrated in standard CMOS technologies and hi...
متن کاملDesign of an Output-Capacitorless Low-Dropout Regulator for Power Management Applications
This article aims to present the design of a 4.5-V, 450mA low drop-out (LDO) voltage linear regulator based on a twostage cascoded operational transconductance amplifier (OTA) as error amplifier. The aforementioned two-stage OTA is designed with cascoded current mirroring technique to boost up the output impedance. The proposed OTA has a DC gain of 101 dB under no load condition. The designed r...
متن کاملDesign and Simulation of Low Dropout Regulator
The proposed CMOS Low Dropout (LDO) regulator has been designed and simulated using TSMC 0.25μ CMOS process in cadence analog design environment . This paper illustrates the design criteria and corresponding analysis relevant to LDO. The experimental result shows that, it regulates an output voltage at 3.3V from a 3.5V supply, with a minimum dropout voltage of 200mV at a maximum output current ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Bulletin of Electrical Engineering and Informatics
سال: 2019
ISSN: 2302-9285,2089-3191
DOI: 10.11591/eei.v8i4.1607